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Abstract: In this study, the authors present a design optimisation case study of D-type flip-flop timing characteristics that
are degraded as a result of intrinsic stochastic variability in a 25 nm technology process. What makes this work unique is
that the design is mapped onto a multi-reconfigurable architecture, which is, like a field programmable gate array (FPGA),
configurable at the gate level but can then be optimised using transistor level configuration options that are additionally
built into the architecture. While a hardware VLSI prototype of this architecture is currently being fabricated, the results
presented here are obtained from a virtual prototype implemented in SPICE using statistically enhanced 25 nm high
performance metal gate MOSFET compact models from gold standard simulations for pre-fabrication verification. A D-
type flip-flop is chosen as a benchmark in this study, and it is shown that timing characteristics that are degraded
because of stochastic variability can be recovered and improved. This study highlights significant potential of the
programmable analogue and digital array architecture to represent a next-generation FPGA architecture that can
recover yield using post-fabrication transistor-level optimisation in addition to adjusting the operating point of mapped
designs.
1 Introduction
Over the last 20 years, ﬁeld programmable gate arrays (FPGAs) have
rapidly improved in performance and function density enabled by the
continuous shrinking of technology sizes. However, device sizes
have now approached atomistic scales where the presence or
absence of single doping atoms and structural irregularities
become more prevalent. Owing to this, the characteristics and
behaviour of single devices, and therefore the circuits built with
them, are altered in a random fashion. As a consequence,
time-consuming statistical simulation program with integrated
circuit emphasis (SPICE) simulations using speciﬁc, statistically
enhanced device models become necessary in order to accurately
model and create reliable electronic designs that behave according
to speciﬁcation. Unfortunately, because of the statistical nature of
the variations, the fabrication yield still decreases and failure rates
increase signiﬁcantly, because every physical instance of a design
behaves in a stochastically different manner [1–3]. Even when
verifying designs using accurate device models and statistical
SPICE simulation, this will in the ﬁrst instance only allow for a
more accurate yield prediction, rather than provide a means to
overcome the effects of random variability in the physical devices
fabricated.
Therefore variability must be addressed at all stages of the design
ﬂow: during design, physical implementation and post-fabrication.
At the design stage, the availability of good quality/accurate
statistically enhanced device models is essential in order to be able
to predict the effects of stochastic variations on a design and to
take appropriate counter measures. This work focuses on digital
reconﬁgurable devices, particularly on enhancing FPGA
architectures. The proposed architecture provides an additional
analogue level of reconﬁguration that allows on-line performance
optimisation of designs mapped at the digital level. In this work, a
D-type ﬂip-ﬂop (DFF) with degraded timing characteristics
because of intrinsic stochastic variability in a 25 nm technology
process is presented as an optimisation case study using the
proposed architecture and methodology.
2 Background and rationale
In the case of CMOS transistor designs, optimising device sizes and
selecting appropriate topologies are methods used to tackle
variability [4–6]. The greatest workload and responsibility remains
to date with chip manufacturers, who continuously improve
fabrication facilities and feed-back appropriate design rules for
creating the physical layout to the designers in order to ensure
high yield ﬁgures. Moreover, new devices and technologies are
continuously being developed and reﬁned in order to further
advance technology. For example, silicon-on-insulator and FinFET
transistors, which work with undoped channels thereby eliminating
one major cause of variability [7]. There are also a number of
post-fabrication measures to improve the performance of a device
or make it at least usable with reduced performance. For instance,
altering power-supply voltages, slowing down clock-speed or
disabling (redundant) parts. These are at present the predominantly
commercially driven post-fabrication counter measures, known as
‘binning’, which allow more devices with different, appropriately
guaranteed performance to be sold.
In contrast to these methodologies, there are examples where
reconﬁgurable architectures are used for post-fabrication
optimisation and fault tolerance [8–13]. Following on from
these examples, this work is based on including additional
reconﬁguration mechanisms in the design of an architecture
operating at the analogue level, which allow for alterations of the
characteristics of devices and components once they are fabricated
and during operation. This provides an access point for
optimisation algorithms to ﬁnd conﬁgurations that may improve
the circuit’s performance and bring it back into speciﬁcation.
Although introducing (additional) conﬁguration options into a
design generates area overhead, there will be an overall beneﬁt
allowing continued use of parts of the device that otherwise would
have to be disabled because they do not work according to
speciﬁcation, or even worse, not being able to use the whole device.
In particular, this work focuses on enhancing FPGA architectures
for the following reasons: ﬁrst, FPGAs are widely used in
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applications where on-line reconﬁgurable signal processing is
required. Current devices feature high logic densities and
programmable application-speciﬁc macro-blocks, that is,
multipliers, ALUs, and can therefore be conﬁgured to implement
customised digital systems comprising of processors, peripherals
and high-density logic, which places them between
microprocessors and ASICs. Their versatility and the fact that they
incorporate reconﬁguration options already make them suitable
candidates for the proposed research. Second, the design most
affected by intrinsic variability has been SRAM [14, 15]. Since
SRAM is mainly used for storing conﬁguration data and look-up
tables in reconﬁgurable devices, and hence can be operated at
relatively low speeds compared with the actual applications, FPGA
fabric has not been as severely affected by this kind of intrinsic
variability issues as other ASICs like memory and processors in
the past. However, it is projected that the next ‘victim’ of
variability after SRAM will be latches, and this will have a direct
impact on FPGA architectures, which consist of a large number of
ﬂip-ﬂops of which latches are an essential part. Therefore
optimisation of a programmable DFF, implemented on the
programmable analogue and digital array architecture (PAnDA)
[16, 17], is chosen as a case study in this paper. A multi-objective
evolutionary algorithm (MOEA) is used to ﬁnd conﬁgurations that
demonstrate the best trade-off performance with regard to delay,
setup time, hold time and dynamic power consumption. This
allows the selection of the most appropriate setting for a given
application. In its role as one of the fundamental sequential
building blocks, it is not always only desirable to minimise these
performance metrics, but to match, for example, timings of two
design parts that feed into a third, which makes optimisation of
sequential components a challenging task. Particularly when they
are additionally degraded because of stochastic variability.
3 Reconfigurability as a tool
The use of overcoming the effects of intrinsic variability via
optimising transistor sizes and how this principle can be
manifested as an online optimisation tool using reconﬁgurable
hardware is discussed in the following sections. Examples of
previous work where post-fabrication optimisation has been shown
to be beneﬁcial in terms of yield, fault tolerance and/or
performance can be found in [9–12, 18]. Of course, adding
additional reconﬁguration options to a hardware architecture
always results in increased overhead and the beneﬁts must be
weighed against that. However, what makes the proposed PAnDA
architecture, brieﬂy described in Section 3.3, unique is that it
offers the possibility to combine and optimise two things at the
same time that are often considered separately, which is
optimising for a desired operating point (the mean) and for
variability (the spread of the performance distribution). This paper
is mostly concerned about optimising the operating points of
DFFs that are fabricated on different dies and are shifted because
of intrinsic variability, rather than minimising the spread of the
distributions.
3.1 Causes of variability in CMOS design
Intrinsic variability is caused by differences at the atomic scale in
devices that could be considered macroscopically identical in
terms of their layout [19], construction and local environment. The
main sources of intrinsic variability are random dopant ﬂuctuations
(RDF) [20, 21], line edge roughness [2], variability of gate oxide
thickness [22] and poly-silicon grain boundary variability [23]. In
current channel lengths of above 30 nm, RDF has by far the
greatest effect on device variability [2]. The impact of other types
of variability in future nodes will depend on the speciﬁc
technology used and improvements that can be made in the
lithography and etching processes. For example, advances have
been made to reduce the loss of precision caused by the
manufacturing process (e.g. optical proximity correction [24],
uniformly dense layout [25]).
3.2 Design optimisation via transistor sizing
The results in [4, 26], which have been obtained from statistical
SPICE simulations, suggest that optimising the widths of
transistors in standard cells can improve their variability tolerance,
speed and power consumption. It is also shown that it is possible
to design and optimise analogue CMOS circuits in hardware using
ﬁeld programmable transistor arrays (FPTAs) [12, 27], and there
are examples where transistor-level reconﬁguration is used as a
mechanism for design optimisation [5, 6]. Therefore if
FPTA-based mechanisms to alter device sizes are incorporated in a
hardware architecture, it will be possible to optimise circuit
designs post-fabrication, that is, adapt them in such a way that
they perform optimally on the silicon die they are fabricated on.
This would not only have the advantage of being able to enhance
variability tolerance and performance for a speciﬁc design, but
could also account for variations between different devices.
Moreover, because of the large numbers of statistical
measurements necessary for characterisation, it will be orders of
magnitude faster to perform optimisation directly in hardware –
which is what is proposed here – rather than in SPICE simulation.
In other words, the conﬁguration bits for the transistor sizes are
user conﬁgurable. In practice, there may be a preset during device
initialisation (similar to FPGA init). Since every device will be
different as a result of intrinsic variability and the fact that the user
cannot know which device size and device combination will be
optimal for a speciﬁc device or design mapped, we propose
post-fabrication/post-mapping optimisation that can be performed
online.
3.3 PAnDA reconﬁgurable architecture
PAnDA is a novel FPGA architecture which aims to overcome
challenges arising when shrinking device sizes to the nano-scale as
well as providing more reliability and performance through
optimising built-in conﬁguration settings that allow modifying
circuit characteristics. At the post-fabrication stage it is generally
no longer possible to modify device sizes or the topology of a
design, although these techniques have been proven to be useful at
the design stage. With the reconﬁgurable PAnDA architecture,
however, we aim to make this possible by providing
reconﬁguration options at the transistor level, which effectively
allow us to change the sizes of any transistor that is part of a
mapped design. This is achieved by replacing each transistor with
a number of them connected in parallel, of which any one can be
either turned-on or shut-off depending on its associated
conﬁguration bit. As a consequence, this group of transistors
behaves like a single device of which the size can be altered by
turning different subsets on. These conﬁgurable transistors (CTs),
shown in Fig. 1, are the core low-level building blocks of PAnDA.
As can be seen from Fig. 1, device size changes are constrained to
transistor widths in the ﬁrst versions of the PAnDA chip. At
higher levels of the design hierarchy the PAnDA architecture CTs
form conﬁgurable analogue blocks (CABs), conﬁgurable logic
blocks (CLBs) and logic cells. CLBs, logic elements and logic
cells are also present – and have similar structure – in current
commercial FPGA architectures, whereas CTs and CABs, which
offer reconﬁgurability at the analogue level, are unique to PAnDA.
The inspiration for CTs originates from FPTAs, introduced in [12, 28].
The designs of the PAnDA CTs and CABs are described in detail
in [16, 17]. The CT implementation shown in Fig. 1 comprises of
seven native transistors, which means that seven conﬁguration
bits are necessary to realise all 128 combinations for conﬁguring
the width.
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3.4 Optimisation algorithm
In this work, we use a MOEA for design optimisation, which is
based on NSGA-II [29]. The algorithm is implemented in C + +
and a demo is available at http://www-users.york.ac.uk/~540/
downloads/easpice_demo.tar.gz. The non-dominated sorting
algorithm, crowding distance and selection scheme are the same as
in NSGA-II. More detailed examples for setting-up a MOEA for
optimisation of transistor sizes are described in [4, 26, 30]. In this
case, a direct encoding of the conﬁguration bits of all CTs
required to build the DFF is used as the genome, that is, a bit
string of 22 CTs × 7 bits = 154 bits. The objective values are
measured in picoseconds and Watts using a SPICE testbench. In
every generation (iteration of the algorithm), a netlist is generated
for each candidate solution based on a netlist template comprising
the measure statements, the circuit and the statistical device
models. The CTs are conﬁgured using the information stored in
the genome resulting in a number of netlists for the same VPT
(see Section 4.3), but conﬁgured with different CT sizes. A
population size of 80 is used, that is, 80 new netlists are generated
per generation, which corresponds to the number of cluster nodes
currently available to us for parallel SPICE runs in order to make
maximum use of computing resources. Since the goal is to
optimise a number of conﬁguration bits for the CTs, a mutation
rate of 1 bit per candidate solution is chosen. Results shown are
obtained after running the MOEA for about 100 generations,
which corresponds to ∼8000 SPICE runs.
4 Optimisation of a DFF
A DFF is one of the fundamental building blocks of digital design, in
particular they are widely used in FPGAs, for pipelining in digital
signal processing and register ﬁles in microprocessors. The timing
characteristics of DFFs have a major impact on the maximum
achievable clock speed of a digital design. Since DFFs comprise
two latches, which are highly sensitive to the effects of variability,
they are chosen as a case study for the post-fabrication
optimisation approach proposed here. As mentioned, the
reconﬁgurable PAnDA architecture in combination with the
MOEA offers the possibility to optimise the operating point
(mean) as well as robustness against variability (distribution
spread). This paper investigates the potential use of the PAnDA
architecture for post-fabrication yield recovery in the case of
degraded circuit performance because of the variability present on
a speciﬁc die. Hence, the focus is on optimising the operating
points of speciﬁc physical instances affected by intrinsic variability
rather than on producing a generic design that exhibits increased
resilience against variability on all virtual dies. Experiments are
carried out in SPICE simulation using statistically enhanced 25 nm
high-performance metal gate bulk MOSFET compact models from
gold standard simulations (GSS) in order to assess the effects of
stochastic variability present in deep sub-micron technology nodes.
PAnDA prototype chips are currently being fabricated. Once they
become available later in 2014, it will be possible to verify the
results presented in hardware.
4.1 DFF performance measures
DFFs are characterised by four performance characteristics:
clock-to-q delay, setup time, hold time and (dynamic) power
consumption. The functional behaviour of a DFF and its
performance characteristics are pictured in Fig. 2. All
measurements are taken at the points where the signals cross the
50% supply voltage (VDD) mark, in this case VDD = 1 V.
Clock-to-q delay is measured between the rising edge of the clock
and the next change of the output signal. Setup time is the point in
time when the correct data need to be present (and stable) at the
Fig. 1 CT from the PAnDA architecture is shown
Effective width of the CT can be changed via enabling different subsets of MOSFETS. The switches are implemented as transmission gates and they are included in the variability
simulations performed in this work. The widths of the seven native transistors within the CT are M0, …, M6 = 120, 120, 140, 160, 180, 200, 220 nm
Fig. 2 Performance characteristics of a DFF are shown and the grey area
highlights the time period used for integration of dynamic power
consumption, tdelay corresponds to the clock-to-q delay whereas tsetup and
thold represent setup time and hold time, respectively
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input before the next rising clock edge (the DFF is positive edge
sensitive) in order to be successfully latched. Hold time is the
period of time where the data must not change in order to
guarantee that the DFF latches and stores the correct value. Note
that hold times may be negative (which means good performance).
4.2 Mapping to the PAnDA architecture
Since the goal is to investigate the use of the transistor-level
reconﬁguration capabilities of the PAnDA architecture in order to
optimise the DFF, the ﬁrst step required is to map a standard DFF
design onto the PAnDA architecture. This is shown in Fig. 3,
where each transistor of the DFF is represented by a CT, shown in
Fig. 1. This allows the transistor widths to be altered within the
range and granularity given by the conﬁguration options of the
PAnDA CTs.
4.3 Virtual physical instances (VPIs)
This work uses SPICE simulation to investigate the potential use of
the PAnDA architecture for post-fabrication optimisation, hence, we
assume that the compact models used capture the effects of
stochastic variability with sufﬁcient accuracy to make realistic
performance predictions of designs when fabricated. The GSS
model generator processes SPICE netlists in such a way that each
device is assigned its own, statistically enhanced model card, that
is, the netlist reﬂects effects of one speciﬁc scenario of intrinsic
stochastic variability after processing. In order to fully assess how
a design is affected by variability, this process needs to be
repeated many times in order to generate a large number (ideally
thousands) of different netlists representing different points of a
distribution of resulting design characteristics.
In this case, netlists generated – each representing a different
scenario of a DFF design affected by variability – are regarded as
possible physical implementations of a design. This allows us to
infer post-fabrication performance from the simulation results and
make predictions as to whether the optimisation process can
recover (or improve) the performance of a design. Each unique
randomised netlist of the DFF is therefore referred to as ‘virtual
physical instance (VPI)’.
As a starting point for the experiments, 20 000 VPIs of the DFF
are generated and delay, setup time, hold time and dynamic power
consumption of all of them are measured using the same SPICE
testbench. The results are shown as scatter plot point clouds in
Figs. 4a and b. The density, shape and spread of the point clouds
illustrate the resulting variability distributions from the 20 000
simulation runs with regard to delay and power, and with regard to
setup and hold times, respectively. The statistical outliers that
exhibit worst performance both in terms of power consumption
and clock-to-q delay are highlighted in the ﬁgures (5656, 10 270,
16 294) and are selected as candidates for optimisation. Note that
all four performance measures are measured and subsequently
optimised at the same time, but it is easier to visualise the results
in separate two-dimensional plots.
4.4 Optimisation results
Three VPIs with an overall degraded performance are selected in
order to investigate whether it is possible to recover and/or
improve performance through optimising CT conﬁgurations, that
is, changing the effective widths of the CTs through
reconﬁguration. Note that during the optimisation process only the
conﬁguration of the CTs is optimised, no other design parameters
such as, for instance, model parameters are altered since this
Fig. 3 DFF implemented using the CTs from Fig. 1 is shown
Note that the symbol for CTs is a square with an arrow denoting PMOS and NMOS,
respectively, in order to highlight the fact that they are not single transistors. The
DFF design used in this work is a standard design that has been adapted for using
CTs from [31], Chapter 10
Fig. 4 Resulting performance characteristics of 20 000 virtual physical implementations of a DFF are shown in the ﬁgure
Statistical outliers are highlighted with red circles. The dashed lines indicate the mean values
a Delay against dynamic power consumption
b Setup against hold time
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would invalidate a virtual physical instance. All three designs chosen
exhibit worst-case performance in terms of power consumption and/
or delay (statistical outliers).
The optimisation results are shown in Figs. 5a and b; and the
results are also summarised in Tables 1 and 2. As can be seen
from the ﬁgures, the multi-objective optimisation algorithm yields
a population of optimised designs with different performance
trade-offs. The subset of solutions where each solution is better
than any other in at least one objective is denoted as the ﬁrst
non-dominated front (NDF). The NDF is also called a
Pareto-optimal set (Pareto-front) of solutions, because there is no
overall best solution, but rather the designer can make trade-off
choices within this set. Since, in practice, the designs with the best
overall performance are the most generally useful ones, those
featuring shorter delay and improved setup and hold times at the
least additional expense of power are highlighted with squares. As
can be seen from the table and from the ﬁgures, multi-objective
optimisation yields designs that are signiﬁcantly improved in three
objectives (delay, setup and hold times) in the case of all three
VPIs chosen at the expense of slightly increased power
consumption. In two cases (5656, 16 294), the increase in power
consumption is <10% and in one case (10 270) it is about 25%.
Note that there are solutions present in the resulting Pareto-optimal
sets that consume less power, but at a considerable expense of
speed. This reﬂects the expected trade-off between power
consumption and performance, illustrated in Figs. 5a and b: in the
case of VPT 5656, where speed is most severely affected by
variability, this can generally only be improved by increasing the
size of certain devices or by enabling different subsets of devices
within a CT that result in a similar effective size, thereby
increasing power consumption or keeping it constant. In the case
of VPT 16 294, this extreme situation is reversed. There is room
for making the devices smaller, hence reducing power and
improving speed, until again a certain trade-off point is reached
where the speed can only be further improved at the cost of
increased power consumption.
The initial transistor widths of the DFF are compared with those of
the optimised designs in Table 2. In most cases, the transistors have
become bigger, but there are some that have been made smaller as a
result of the optimisation process. However, a quantitative analysis
of how transistor sizes change subject to optimisation requires a
signiﬁcant amount of additional experiment runs beyond the scope
of this paper, hence, will be subject to future work.
An additional experiment has been conducted where all 20 000
VPIs are conﬁgured with the optimised conﬁgurations of the three
example solutions chosen in order to investigate how generally
applicable they are. Note that this was not explicitly included as
Table 1 Summary of resulting performance characteristics taken from
the solutions, marked with a square in Figs. 5a and b, with the best
overall trade-off performances are listed
Characteristic 5656 10 270 16 294
Orig. Opt. Orig. Opt. Orig. Opt.
clock-to-q, ps 185 126 169 109 150 103
setup time, ps 40 0.5 41 25 45 35
hold time, ps 15 5 11 −11 11.5 −19.5
dynamic power, μW 295 319 308 384 323 326
Fig. 5 Designs resulting from multi-objective optimisation of all three virtual prototypes are shown
Results highlighted with a square exhibit better performance in all metrics (delay, setup, hold time) except dynamic power consumption. The straight dashed lines highlight the mean
values and the ones connecting measuring points help visualising the Pareto-fronts
a Delay against dynamic power consumption
b Setup against hold time
Table 2 Initial transistor size settings of all CTs of the DFF before optimisation are compared with those of the three selected designs (5656, 10 270, 16
294) after optimisation
Transistor M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11
initial setting 200 160 160 160 160 160 160 160 160 160 160
optimised 5656 280 440 560 460 600 420 240 140 120 660 400
optimised 10 270 620 600 260 300 380 120 400 120 320 140 540
optimised 16 294 600 160 140 440 560 340 120 300 280 260 160
Transistor M12 M13 M14 M15 M16 M17 M18 M19 M20 M21 M22
initial setting 160 160 160 160 160 160 160 160 160 280 220
optimised 5656 320 460 300 340 780 340 340 600 620 240 280
optimised 10 270 120 180 360 320 240 700 640 660 140 120 380
optimised 16 294 440 300 600 120 520 760 460 300 340 140 580
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an optimisation objective. The resulting point clouds are shown in
Figs. 6a and b. It is observed that the entire cloud is shifted in the
same direction. In the case of delay and power the shape remains
similar, whereas for setup and hold times the clouds resulting from
VPIs 5656 and 16 294 are highly skewed and only the one from
VPI 10 270 retains its shape. Note that VPIs 5656 and 16 294 are
worst-case outliers in delay and power, respectively, which may
explain this. However, in the case of VPI 16 294, a large number
of simulations failed because of a limit set in the SPICE testbench.
In some cases, the spread of the entire cloud is smaller, although
the reason for this is likely to be the increased power consumption
when larger devices are enabled.
5 Conclusions
This paper has investigated the application of multi-objective
evolutionary optimisation on reconﬁgurable hardware for
recovering/improving the performance of a DFF mapped onto it
that is degraded because of stochastic variability. There are two
novel aspects to this work: ﬁrst, the novel reconﬁgurable PAnDA
architecture has been used to implement the DFF design. PAnDA
is a hierarchical architecture, comprising of CTs, CABs, CLBs and
interconnect. At the CLB and interconnect level, PAnDA is
compatible with commercial FPGA architectures. However,
PAnDA offers additional lower levels of reconﬁguration (CAB and
CT levels), which allows the optimisation of electronic designs at
a smaller granularity. The lowest analogue level is represented by
the CTs, which are used in the case study presented here. Second,
multi-objective evolutionary optimisation has been successfully
applied – working at the analogue reconﬁguration level of PAnDA –
to recover and optimise the performance of a DFF where the
performance was degraded because of stochastic variability. It has
been shown that timing can be signiﬁcantly improved in exchange
of a relatively small increase in power consumption. The results
suggest that this kind of multi-reconﬁgurable architecture, which
allows the optimisation performance at both the analogue and the
digital level, has great potential to enhance current standard
ﬁeld-programmable digital devices, such as FPGAs, with
post-fabrication optimisation capabilities. Note that optimisation
goals can be deﬁned by the user and thus include manipulating a
circuit for a desired operating point and recovering yield as well as
increasing robustness against silicon substrate variations, which
makes the approach highly ﬂexible.
The sequential case study presented here compliments our
previous work on optimising combinational circuits [16]. The DFF
chosen represents one of the fundamental building blocks of
digital design. Therefore the results shown are generally relevant
to digital design with FPGAs and the results obtained will feed
into subsequent PAnDA hardware prototypes that are currently
being designed and fabricated. The PAnDA architecture will close
the gap between the analogue design of standard cells and the
design of reconﬁgurable digital systems based on standard cell
libraries, by providing a design platform that allows the mapping
of logic designs and then optimise them in multiple stages at
runtime through reconﬁguration at the different levels. This is
currently not possible with any existing commercial FPGA. Future
work will verify the results of this paper in hardware, once the
PAnDA silicon is available.
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